



# Debasish Nayak, Ph.D.

**Designation** : Sr. Asst. Professor

**Department** : Department of Electronics and communication Engineering.

(JOINED THE INSTITUTE IN 2009)

**Contact** : 7008834750(M)

**Email** : dnyak@silicon.ac.in&nayak.debasish84@gmail.com

## RESEARCH INTERESTS

- ✓ Static Random Access Memory design and performance enhancement
- ✓ Study of digital circuit and performance enhancement
- ✓ Mixed signal and VLSI design
- ✓ SRAM design for IoT node
- ✓ Device level modification intended for SRAM design

## Academic Qualifications

Post-Doctorate: University of Texas, Edinburg, USA

Ph. D: VLSI, National institute of Technology, Rourkela, Odisha, India

M. Tech: Electronics & Telecommunication Engg., BPUT, Odisha, India

B. Tech: Electrical & Electronics Engg., BPUT, Odisha, India

**Specialization :** VLSI.

## Teaching Experience/Industrial Experience/Research Experience

- ✓ Teaching experience-8 years
- ✓ Industry experience- 1 Year 3 months (SASKEN comm. Tech.)
- ✓ Research experience- 5 years (Post-Doctoral Research at University of Texas & Research Scholar in National Institute of Technology, Rourkela)

## PUBLICATIONS

### JOURNAL:

[1]. **D. Nayak**, D.P. Acharya, K. Mahapatra, "An improvedenergy efficient SRAM cell for access over a widefrequencyrange",**Solid-State Electronics (Elsevier)**, vol. 126, pp. 14-22, Dec 2016. (**SCI Impact Factor 1.901**).

[2]. **D. Nayak**, D.P. Acharya, K. Mahapatra, "CurrentStarving the SRAM Cell: A Strategy to ImproveCellStability and Power", **Circuit, System and Signal**

**Processing (Springer)**, vol. 36, Issue 8, pp. 3047-3070, Aug 2017. (**SCI Impact Factor 2.225**).

- [3]. **D. Nayak**, D.P. Acharya, K. Mahapatra, "A Read Disturbance Free Differential Read SRAM Cell for Low Power and Reliable Cache in Embedded Processor", **AEU - International Journal of Electronics and Communications (Elsevier)**, vol. 74, pp. 192-197, April 2017. (**SCI Impact Factor 3.183**).
- [4]. **D. Nayak**, D.P. Acharya, P.K. Rout, U. Nanda, "A high stable 8T-SRAM with bit interleaving capability for minimization of soft error rate", **Microelectronics Journal (Elsevier)**, vol. 73, pp. 43-51, March 2018. (**SCI Impact Factor 1.605**).
- [5]. U. Nanda, D.P. Acharya, **D. Nayak**, P.K. Rout, "High performance PLL for multiband GSM applications", **International Journal of Nanoparticles (Inderscience)**, vol. 10, no. 3, pp. 244-258, (**Scopus, SCImago Journal Rank 0.123**)
- [6]. **D. Nayak**, D.P. Acharya, P. K. Rout, U. Nanda, "A Novel Charge Recycle Read WriteAssist Technique for Energy Efficient and Fast 20nm 8T-SRAM Array", **Solid-State Electronics (Elsevier)**, vol. 148, pp. 43-50, Oct 2018. (**SCI Impact Factor 1.901**)
- [7]. **D. Nayak**, P. K. Rout, S. Sahu, D.P. Acharya, U. Nanda, D. Tripathy, "A Indirect Read based SRAM wasdesigned to reduce power and improve speed and stability", **Microelectronics Journal (Elsevier)**, vol. 97, pp. 01-11, Mar 2020. (**SCI Impact Factor 1.605**)
- [8]. U. Nanda, D.P. Acharya, **D. Nayak**, "Process Variation Tolerant Wide-band Fast PLL withReduced Phase Noise using Adaptive Duty Cycle Control Strategy", **International Journal of Electronics (Taylor & Francis)**, pp. 705-717, Jul 2020. (**SCI Impact Factor 1.56**)
- [9]. U. Nanda, D.P. Acharya, **D. Nayak**, P.K. Rout, "Modelling and Optimization of Phase LockedLoopunderConstrained Channel Length and Width of MOSFETs", **Silicon (Springer)**, vol. 14, pp. 1471-1477, Feb 2022. (**SCI Impact Factor 2.670**)
- [10]. U. Nanda, **D. Nayak**, "Low voltage high performance high swing cascode current mirror", **American Journal of Circuits, Systems and Signal Processing, Public Science Framework**, American Institute of Science, Vol. 1, no. 2, pages 28–31, 2015.

#### CONFERENCE:

- [1]. P.K. Rout, **D. Nayak**, D.P. Acharya, "A novellow power 3T inverter", in Proc. of **IEEE International conferenceonAdvancedElectronicSystems (ICAES)**, Sept. 2013, pp. 221-224, Pilani, India
- [2]. **D. Nayak**, D.P. Acharya, P. K. Rout, K. Mahapatra, "Design of low-leakage and highwritableproposed SRAM cell structure", in Proc. of **IEEE International conferenceonElectronics and Communication System (ICECS)**, Feb. 2014, pp. 1-5, Coimbatore, India
- [3]. P.K. Rout, D.P. Acharya, G. panda, **D. Nayak**, "Process Corner Variation Aware Design of Low Power CurrentStarved VCO", in Proc. of **IEEE**

International conferenceonElectronics and Communication System (ICECS), Feb. 2014,pp. 6-10, Coimbatore, India

- [4]. **D. Nayak**, D.P. Acharya, K. Mahapatra, "Power efficient design of a novel SRAM cellwithhigherwriteability", in Proc. of **IEEE**IndiaConference (INDICON), Dec. 2015, pp. 1-6 (2015), Delhi, India
- [5]. S. N. Panda, S. Padhi, V. Phanindra, U. Nanda, S. K. Pattnaik and **D. Nayak**, "Design and implementation of SRAM macro unit", in Proc. of **IEEE**InternationalConference on Trends in Electronics and Informatics (ICEI), May. 2017, pp. 119-123 (2017), Tirunelvely, India
- [6]. S. K. Pattnaik, U. Nanda, **D. Nayak**, S. R. Mohapatra, A. B. Nayak and A. Mallick, "Design and implementation of different types of full adders in ALU and leakageminimization", in Proc. of**IEEE**InternationalConference on Trends in Electronics and Informatics (ICEI), May. 2017, pp. 924-927 (2017), Tirunelvely, India
- [7]. **D. Nayak**, U. Nanda, P. K. Rout, S. M. Biswal, D. Tripathy, S. K. Swain, B. Baral, S. K. Das, "A Novel Driver less SRAM with Indirect Read for LowEnergyConsumption and Read Noise Elimination", in Proc. of **IEEE** International Conference on Devices for Integrated Circuit (DevIC), March. 2019, pp. 314-317 (2019), Kalyani, India.
- [8]. D. Tripathy, **D. Nayak**, S. M. Biswal, S. K. Swain, B. Baral, S. K. Das, "A Low Power LNA usingCurrentReused Technique for UWB Application", in Proc. of **IEEE** International Conference on Devices for Integrated Circuit (DevIC), March. 2019, pp. 310-313 (2019), Kalyani, India
- [9]. N. K. Mucheli, U. Nanda, **D. Nayak**, P. K. Rout, S. K. Swain, S. K. Das, S. M. Biswal, "Smart Power TheftDetection System", in Proc. of **IEEE** International Conference on Devices for Integrated Circuit (DevIC) , March. 2019, pp. 302-305 (2019), Kalyani, India
- [10]. S. M. Biswal, S. K. Swain, B. Baral, **D. Nayak**, U. Nanda, S. K. Das, D. Tripathy, "Performance Analysis of StaggeredHeterojunctionbased SRG TFET biosensor for health IoT application", in Proc. of **IEEE** International Conference on Devices for Integrated Circuit (DevIC), March. 2019, pp. 493-496 (2019), Kalyani, India
- [11]. S. K. Swain, S. K. Das, S. M. Biswal, S. Adak, U. Nanda, A. A. Sahoo, **D. Nayak**, D. Tripathy, "Effect of High-K Spacer on the Performance of Non-Uniformlydoped DG-MOSFET", in Proc. of **IEEE** International Conference on Devices for Integrated Circuit (DevIC), March. 2019, pp. 510-514 (2019), Kalyani, India
- [12]. S. K. Das, S. K. Swain, S. M. Biswal, **D. Nayak**, U. Nanda, B. Baral, D. Tripathy, "Effect of High-K Spacer on the Performance of Gate-StackUniformlydoped DG-MOSFET", in Proc. of **IEEE** International Conference on Devices for Integrated Circuit (DevIC), March. 2019, pp. 365-369 (2019), Kalyani, India
- [13]. B. Baral, S. M. Biswal, S. K. Swain, **D. Nayak**, S. K. Das, D. Tripathy, "RF/Analog&Linearity performance analysis of a downscaled JL DG MOSFET on GaAs substrate for Analog/mixed signal SOC applications", in

Proc. of *IEEE International Conference on Devices for Integrated Circuit (DevIC)*, March. 2019, pp. 505-509 (2019), Kalyani, India

- [14]. U. Nanda, **D. Nayak**, S. K. Saw, A. Majeed, B. Jena, "Analysis of Static Noise Margin of 10T SRAM Using SleepyStack Transistor Approach", in Proc. of *IEEE International Conference on Devices for Integrated Circuit (DevIC)*, May. 2021, pp. 242-246 (2021), Kalyani, India
  - [15]. D. Tripathy, P.K. Rout, **D. Nayak**, S. M. Biswal, N. Singh, "The impact of oxide layer width variation on the performance parameters of FinFET", in Proc. of *IEEE International Conference on Devices for Integrated Circuit (DevIC)*, May. 2021, pp. 577-580 (2021), Kalyani, India
  - [16]. D. Tripathy, D.P. Acharya, P.K. Rout, **D. Nayak**, "The impact of GATE thickness variation on FinFET performance parameters", in Proc. of *IEEE International Conference on OITS International Conference on Information Technology (OCIT)*, December, 2021, pp. 1-5, Bhubaneswar, India
- 

#### BOOK CHAPTER:

- [1]. U. Nanda, **D. Nayak**, S. K. Pattnaik, S. K. Swain, S. M. Biswal and B. Biswal, "Design and Performance Analysis of CurrentStarved Voltage Controlled Oscillator" in *Microelectronics, Electromagnetics and Telecommunications*, (**Springer**), pp. 235-246,
- [2]. **D. Nayak**, D. P. Achary, P. K. Rout, U. Nanda, "Design and analysis of variability-aware FinFET-based SRAM circuit design" in *VLSI and Post-CMOS Electronics*, Vol. 2: Devices, circuits and interconnects, (**IET**), Chapter 6, pp. 101-122.
- [3]. U. Nanda, D. P. Achary, P. K. Rout, **D. Nayak**, B. Jena, "Performance Linked Phase Locked Loop Architectures: Recent Developments", in *Advanced VLSI Design and Testability Issues*, 1st Edition, (**CRC Press**), **Taylor and Francis**, Chapter 16, pp. 271-290.

#### ANY OTHER

---

Projects undergoing / applied

#### PROJECTS:

- [1]. Design and fabrication of a low power area optimized SRAM array in XFAB technology for IoT application (**Chip fabricated**)