Researchers at SiliconTech’s Advanced VLSI Lab are developing various analog IP blocks for an ultra-efficient neuromorphic processor in 28-nanometer CMOS technology.
Various analog and mixed-signal blocks require a programmable current reference down to sub-nanoamp of current, which is extremely challenging in this technology.
Major design efforts in this project are:
We are here to help you with the marksheet/certificate queries. Write to us using the form below. We will surely get back.